Normally, every time a bus bridge sees a transaction on a single bus that needs to be forwarded to the other, the original transaction need to wait around until eventually the forwarded transaction completes prior to a result is ready. One noteworthy exception happens in the case of memory writes. https://nathanlabsadvisory.com/cyber-defense-architecture-implementation/